

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/687,096	10/15/2003		James L. Voelz	108298737US	7233
25096	7590 06/02/2006		EXAMINER		
PERKINS COIE LLP				CRANE, SARA W	
PATENT-SE	A				
P.O. BOX 1247				ART UNIT	PAPER NUMBER
SEATTLE, WA 98111-1247				2811	

DATE MAILED: 06/02/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

6) Other:

Paper No(s)/Mail Date U.S. Patent and Trademark Office PTOL-326 (Rev. 7-05)

3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)

1

Application/Control Number: 10/687,096

Art Unit: 2811

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 103

Claims 1-38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Farnworth et al. (6,368,896) in view of Weber (6,560,122).

With respect to claim 1, figure 2A of Farnworth et al. shows a plurality of dies 32 at an active side of wafer 30, where the dies have integrated circuits connected to bond pads (figure 4, for example). A redistribution assembly (flex circuit 34) is formed on the wafer, as shown by figure 2B. The flex circuit includes conductive traces and dielectric tape (column 4, lines 33-40), and is bonded to (or "deposited on") the dies. Next, the dies can be singulated by cutting or shearing the wafer (column 4, lines 40-44). Weber teaches to package chips by using backside molding material, which is flowable until cured (column 7, lines 21-25). It would have been obvious to package the singulated dies of Farnworth et al. as taught by Weber, in order to protect the backside from damage and to provide for packaging as is usual in the art.

With respect to claim 2, Farnworth shows in the cover figure that solder balls 54 are attached to pads 48, and film 36 would have a protective function. With respect to claims 3-6, each of these methods are known in the art for the purpose of applying semiconductor polymeric packaging material, and would have been obvious to obtain known advantages of each method. A molding material of epoxy, as in claim 25, would have been obvious, because this is probably the most commonly used material for semiconductor packaging, and the specific processing temperatures and times of claims 20-24 would depend on the type of epoxy or other molding compound used, because

Art Unit: 2811

optimization of processing temperature and time for molding material is always needed.

The rest of the claims have the same limitations as those discussed above, and would have been obvious for the same reasons.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to S. Crane, whose telephone number is (571) 272-1652.

The supervisor for Art Unit 2811, Eddie Lee can be reached on (571) 272-1732. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Sara W. Crane Primary Examiner

Art Unit 2811